132) A pulse train can be delayed by a finite number of clock periods using
Answer is:
A parallel-in parallel-out shift register
Related Digital Logic MCQ with Answers
Answer is:
2 input XORs and 4 input AND gates only
Answer is: